zink/wadalon
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Reworking PCIe pinout part of CM3588

Browse Source
This commit is contained in:
Richard Zink 2025-03-28 08:08:55 +01:00
parent 3d411d8aa6
commit 3d2a371e9f
1 changed files with 220 additions and 400 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

620
hardware/mainboard/3_CM3588_Connector_3.kicad_sch
View File

@ -3433,26 +3433,6 @@
)
)
)
(global_label "PCIE30_PORT1_RX3_N"
(shape input)
(at 129.54 135.89 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "11b6c86d-c2ef-4b47-8b08-e7ec738c1d1c")
(property "Intersheetrefs" "${INTERSHEET_REFS}"
(at 129.54 135.89 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
)
(global_label "GPIO1_A4/USB2_PWREN"
(shape output)
(at 83.82 186.69 180)
@ -3473,26 +3453,6 @@
)
)
)
(global_label "PCIE30_PORT1_REFCLK_IN_N"
(shape output)
(at 129.54 158.75 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "159b1698-4767-43de-a582-1b3e3850b083")
(property "Intersheetrefs" "${INTERSHEET_REFS}"
(at 129.54 158.75 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
)
(global_label "GPIO1_B5/SPI0_CS1_M0/UART7_TX_M2"
(shape output)
(at 129.54 199.39 0)
@ -3553,46 +3513,6 @@
)
)
)
(global_label "PCIE30_PORT0_TX1_P"
(shape output)
(at 129.54 118.11 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "26d2a5f8-789a-4d06-8c81-b9da6cb37ea3")
(property "Intersheetrefs" "${INTERSHEET_REFS}"
(at 129.54 118.11 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
)
(global_label "PCIE30_PORT1_TX3_N"
(shape output)
(at 129.54 151.13 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "2860cd22-db0b-46e3-a689-f9309924a761")
(property "Intersheetrefs" "${INTERSHEET_REFS}"
(at 129.54 151.13 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
)
(global_label "USB30_2_SSRX_N"
(shape input)
(at 83.82 113.03 180)
@ -3653,26 +3573,6 @@
)
)
)
(global_label "PCIE30_PORT0_TX0_N"
(shape output)
(at 129.54 113.03 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "31941b8c-b1e0-4244-874f-2b18145d7f24")
(property "Intersheetrefs" "${INTERSHEET_REFS}"
(at 129.54 113.03 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
)
(global_label "GPIO4_A1/TP_2_RST_L/PCIE20_PEWAKE"
(shape input)
(at 83.82 151.13 180)
@ -3833,46 +3733,6 @@
)
)
)
(global_label "PCIE30_PORT1_RX3_P"
(shape input)
(at 129.54 133.35 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "4429adb3-4401-4c78-9d6f-50ffed81c7f1")
(property "Intersheetrefs" "${INTERSHEET_REFS}"
(at 129.54 133.35 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
)
(global_label "PCIE30_PORT0_TX0_P"
(shape output)
(at 129.54 110.49 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "498c94e8-a640-4e6a-8835-0a7135dba990")
(property "Intersheetrefs" "${INTERSHEET_REFS}"
(at 129.54 110.49 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
)
(global_label "PCIE20_1_TXN/SATA30_1_TXN"
(shape output)
(at 83.82 90.17 180)
@ -3953,86 +3813,6 @@
)
)
)
(global_label "PCIE30_PORT1_TX3_P"
(shape output)
(at 129.54 148.59 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "5808c049-ff87-412d-ab57-5e35bc1dd67c")
(property "Intersheetrefs" "${INTERSHEET_REFS}"
(at 129.54 148.59 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
)
(global_label "PCIE30_PORT0_TX1_N"
(shape output)
(at 129.54 120.65 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "5b763707-03a9-43f3-900d-158b121628d5")
(property "Intersheetrefs" "${INTERSHEET_REFS}"
(at 129.54 120.65 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
)
(global_label "PCIE30_PORT1_REFCLK_IN_P"
(shape output)
(at 129.54 156.21 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "626565c6-261e-40be-8cbd-d751620af673")
(property "Intersheetrefs" "${INTERSHEET_REFS}"
(at 129.54 156.21 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
)
(global_label "PCIE30_PORT0_REFCLK_IN_N"
(shape output)
(at 129.54 105.41 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "631a907d-d0b2-41dc-b213-d60916b131f1")
(property "Intersheetrefs" "${INTERSHEET_REFS}"
(at 129.54 105.41 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
)
(global_label "PCIE20_1_RXP/SATA30_1_RXP"
(shape input)
(at 83.82 95.25 180)
@ -4193,26 +3973,6 @@
)
)
)
(global_label "PCIE30_PORT1_TX2_N"
(shape output)
(at 129.54 143.51 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "817fd811-0cb9-4ed1-9d3d-b53a018c03bc")
(property "Intersheetrefs" "${INTERSHEET_REFS}"
(at 129.54 143.51 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
)
(global_label "I2C6_SDA_M0"
(shape bidirectional)
(at 129.54 207.01 0)
@ -4293,26 +4053,6 @@
)
)
)
(global_label "PCIE30_PORT1_RX2_P"
(shape input)
(at 129.54 125.73 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "a86beea1-d82a-4a6c-aff7-0ba2f9432fcc")
(property "Intersheetrefs" "${INTERSHEET_REFS}"
(at 129.54 125.73 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
)
(global_label "GPIO1_D3/PWM1_M1"
(shape output)
(at 83.82 135.89 180)
@ -4333,46 +4073,6 @@
)
)
)
(global_label "PCIE30_PORT0_REFCLK_IN_P"
(shape output)
(at 129.54 102.87 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "aa907230-26d8-45c1-aafa-5ea5a1a45c9d")
(property "Intersheetrefs" "${INTERSHEET_REFS}"
(at 129.54 102.87 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
)
(global_label "PCIE30_PORT1_TX2_P"
(shape output)
(at 129.54 140.97 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "abac24d5-a603-46ac-b93d-4bc43ff1e467")
(property "Intersheetrefs" "${INTERSHEET_REFS}"
(at 129.54 140.97 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
)
(global_label "GPIO1_B3/SPI0_CLK_M2/UART4_TX_M2"
(shape output)
(at 129.54 186.69 0)
@ -4453,66 +4153,6 @@
)
)
)
(global_label "PCIE30_PORT1_RX2_N"
(shape input)
(at 129.54 128.27 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "bc8d2c2f-79eb-4ed2-bc24-4282cfbe9fc2")
(property "Intersheetrefs" "${INTERSHEET_REFS}"
(at 129.54 128.27 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
)
(global_label "PCIE30_PORT0_RX0_P"
(shape input)
(at 129.54 87.63 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "bd5ac791-1a59-40cf-b05b-5276fc41f7c5")
(property "Intersheetrefs" "${INTERSHEET_REFS}"
(at 129.54 87.63 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
)
(global_label "PCIE30_PORT0_RX1_P"
(shape input)
(at 129.54 95.25 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "c18baa3e-e3fc-429d-bd5e-a4a2be8e6933")
(property "Intersheetrefs" "${INTERSHEET_REFS}"
(at 129.54 95.25 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
)
(global_label "GPIO0_D5/CFEXPRESS_EJECT"
(shape output)
(at 129.54 168.91 0)
@ -4613,26 +4253,6 @@
)
)
)
(global_label "PCIE30_PORT0_RX1_N"
(shape input)
(at 129.54 97.79 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "e47d11c2-ded0-403f-ba55-caf7269c28ab")
(property "Intersheetrefs" "${INTERSHEET_REFS}"
(at 129.54 97.79 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
)
(global_label "GPIO4_B3/M2_C_PERST_L"
(shape output)
(at 83.82 163.83 180)
@ -4673,26 +4293,6 @@
)
)
)
(global_label "PCIE30_PORT0_RX0_N"
(shape input)
(at 129.54 90.17 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "f01159c0-8782-4fad-a1f3-071e38c65476")
(property "Intersheetrefs" "${INTERSHEET_REFS}"
(at 129.54 90.17 0)
(effects
(font
(size 1.27 1.27)
)
(hide yes)
)
)
)
(global_label "GPIO3_C2/PWM14_M0"
(shape output)
(at 83.82 199.39 180)
@ -4773,6 +4373,226 @@
)
)
)
(hierarchical_label "PCIE30_PORT1_TX3_P"
(shape input)
(at 129.54 148.59 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "09dfa916-9ac1-43e0-8a7c-c9ce52fa5077")
)
(hierarchical_label "PCIE30_PORT0_REFCLK_IN_N"
(shape input)
(at 129.54 105.41 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "27d190eb-bd5f-4c69-bb3b-a64036a6da18")
)
(hierarchical_label "PCIE30_PORT0_RX1_P"
(shape input)
(at 129.54 95.25 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "418d7fd1-9d33-48f9-aaeb-5d4b31905637")
)
(hierarchical_label "PCIE30_PORT0_TX0_P"
(shape input)
(at 129.54 110.49 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "4c2594b1-c509-4c19-a34e-05947984b98c")
)
(hierarchical_label "PCIE30_PORT1_TX3_N"
(shape input)
(at 129.54 151.13 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "4c31ab31-40bf-451f-bfea-4a2049355c8d")
)
(hierarchical_label "PCIE30_PORT0_TX1_N"
(shape input)
(at 129.54 120.65 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "568f5861-8f61-488b-bb80-2cfea38bec67")
)
(hierarchical_label "PCIE30_PORT1_TX2_N"
(shape input)
(at 129.54 143.51 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "74da874c-c825-4b1e-8b9e-efc516981a73")
)
(hierarchical_label "PCIE30_PORT1_RX2_P"
(shape input)
(at 129.54 125.73 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "8a7a895f-dc75-4a6d-9e3f-b9a69818fa2b")
)
(hierarchical_label "PCIE30_PORT1_RX3_P"
(shape input)
(at 129.54 133.35 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "97d1d7bf-20f0-40be-bb93-9a2db81a9d50")
)
(hierarchical_label "PCIE30_PORT0_RX0_P"
(shape input)
(at 129.54 87.63 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "9fc7e867-5a1f-4cd5-b8bf-fc0ca707fd0d")
)
(hierarchical_label "PCIE30_PORT1_RX2_N"
(shape input)
(at 129.54 128.27 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "abba493e-9985-4aff-8ce2-b173b14b8593")
)
(hierarchical_label "PCIE30_PORT1_REFCLK_IN_P"
(shape input)
(at 129.54 156.21 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "bb3670e2-f1c2-4e11-b99a-28ab1ac0a197")
)
(hierarchical_label "PCIE30_PORT1_TX2_P"
(shape input)
(at 129.54 140.97 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "beb7dda6-5f5b-4ca7-9ab1-1234e214f0cf")
)
(hierarchical_label "PCIE30_PORT0_TX0_N"
(shape input)
(at 129.54 113.03 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "c0911963-0b9e-4c2b-bec1-825903e0a226")
)
(hierarchical_label "PCIE30_PORT1_REFCLK_IN_N"
(shape input)
(at 129.54 158.75 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "dc7564b6-8b9d-474f-8600-9b16069b1d3e")
)
(hierarchical_label "PCIE30_PORT1_RX3_N"
(shape input)
(at 129.54 135.89 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "e21a88be-189d-4a83-8675-798e943ae1c0")
)
(hierarchical_label "PCIE30_PORT0_TX1_P"
(shape input)
(at 129.54 118.11 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "eabe5d7e-0cbf-4962-9405-08d2a980451a")
)
(hierarchical_label "PCIE30_PORT0_REFCLK_IN_P"
(shape input)
(at 129.54 102.87 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "ecf25c1d-c7dc-447f-9c0c-7c47685d139f")
)
(hierarchical_label "PCIE30_PORT0_RX0_N"
(shape input)
(at 129.54 90.17 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "f2305894-5fe3-474b-a1ca-bbc1aacd0ba2")
)
(hierarchical_label "PCIE30_PORT0_RX1_N"
(shape input)
(at 129.54 97.79 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "f579afbd-9f57-4ddb-bb23-569e43a49f75")
)
(symbol
(lib_id "mainboard:DF40C-100DS-0.4V(51)")
(at 106.68 146.05 0)